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oAbstract
LED luminaires are already beyond retrofit systems, which are limited in heat
dissipation due to the old fitting standards. Actual LED luminaries are based on new
LED packages and modules. Heat dissipation through the first and second level
interconnect is a key issue for a successful LED package. Therefore the impact of
known bonding technologies as gluing and soldering and new technologies like
sintering and transient liquid phase soldering were analyzed and compared. A
realized hermetic high power LED package will be shown as example. The used new
techniques result in a module extremely stable against further assembly processes
and harsh operating conditions.
Keywords: High power LEDs; Heat dissipation; Sintering; Transient liquid phase
soldering; Hermetic packagingBackground
Gluing
Die and wire bonding of LEDs with glued LEDs is the most common way to assemble
the LEDs. Even though the TIM (thermal interface material) increased the efficiency in
the past, the all over heat dissipation is limited due to the thermal interface resistance
(see Fig. 1). This is depending on the imperfect contact of the filler particles with the
surface of the connected parts. Beside the low heat dissipation [1–4], delamination is a
typical failure mode for glued LEDs which results in a total failure or accelerated aging
due to overheating. As gluing is well known, no further investigations were made in
this work, but glued samples were used as reference for the other techniques.Soldering
Today soldering becomes more and more important for high power LEDs [5]. The heat
dissipation is up to 30 times better, due to the heat conductivity of the solder itself (e.g.
Au80Sn20 with 54 W/mK) and the thermal interface resistance is not relevant. For sol-
dering special requests regarding the metallization layers of the LEDs and substrates
have to be taken into account. The correct stack of adhesion layer, barrier layer, wet-
ting layer, and solder stop layer is critical for proper packaging. Those are depending
on the substrate of the LED (e.g. Si, Ge, Cu, sapphire) and the submount (e.g. Si, AlN,
Al2O3, IMS). If a big manufacturer can control all steps by himself, promising combi-
nations can be designed in advance and the challenge is lower. But often SMEs (Small2015 Jordan et al. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://
reativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the
riginal work is properly credited.
Fig. 1 Extrapolation of the TIM thickness to zero results in the thermal interface resistance [19, 20]
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ful. In the following examples copper based LEDs are assembled on Silicon based Sub-
mount. A special challenge was the CTE (Coefficient of Thermal Expansion) mismatch.
The preferred solder was Au80Sn20 (see Fig. 2) due to the high heat conductivity and
melting point above later SMD processes.
A common and inexpensive way for die soldering is reflow soldering in an inert at-
mosphere [6]. Therefor the first tests were done this way. Figure 3 shows the cross sec-
tion of the assembled LED. Voids in the solder are visible, due to remaining oxides but
more important are the cracks in the silicon due to the low ductility of the AuSn solder
and the ΔCTE of about 12 ppm.Fig. 2 AuSn phase diagram
Fig. 3 Assembly tests with AuSn reflow soldering in an inert atmosphere
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fixed to independent moveable and heatable tools. This technique offers the advantage
of a better control of parallelism and position of the die but is slow for high volume,
low quality production as each die is handled sequential. High parallel thermode sol-
dering processes are under investigation. With lower magnification this interface
looked acceptable (Fig. 4, left), but a closer look (Fig. 4, right) shows, that the formerly
voids build oxide layers as an almost continuous gap. Even if the heat can dissipate
across this gap it is a high mechanical reliability risk [7].
As AuSn was excluded for this combination of material, SnAg was recommended
and a proper reflow soldering process was developed. The key point of the optimization
was not to damage the die, to keep it in position, and compensate the CTE mismatch
between the parts. Figure 5 shows such a highly reliable interconnection which was
built in a mass production suitable reflow process. These assemblies were used for the
later comparative analysis.
Thermo compression
Thermo compression is also a well-known process. In the last years the simple but time
consuming stud bumping of the parts was substituted by wafer level electroplating of
bumps, but this brings out new challenges. On the one hand the flat surface of the elec-
troplated bumps needs higher forces and on the other hand the lower compression in
height makes the process more critical regarding the initial height of the bumps. ToFig. 4 Assembly tests with AuSn thermode soldering in an inert atmosphere
Fig. 5 Assembly tests with SnAg reflow soldering in an active atmosphere
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IZM. The electroplated bumps are not solid any more but are built of a gold nano
sponge [8] (Fig. 6). This sponge needs generally lower parameters for thermo compres-
sion bonding and can compensate height differences of the bumps as well as local dis-
turbances like surface defects or particles.
Sintering
A further challenging technique is silver sintering (Fig. 7). In contrast to soldering the
connecting material never becomes liquid. This results in a high position and tilt stabil-
ity of the process. Furthermore the pure metal interconnect has up to 10 times better
heat conductivity than eutectic solders (380 W/mK have been achieved by this process
[9]) and therefore up to 300 times better than glue. A third advantage is the high duc-
tility, which enables the possibility to connect parts with higher CTE mismatch.
As sintering is a highly time consuming process, common sintering under controlled
pressure will not be successful for production. The challenge was to develop a pressureFig. 6 Nano sponge TC bonded interconnect
Fig. 7 Sintered silver | silver interface
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in a wide range to reach a proper parameter set. Not all results were foreseeable, as the
worse shear force for higher process temperatures (Fig. 8). Later investigations have
shown, that the diffusion of lower layer metals disturb the sintering process. For the
comparative test the optimized parameters were used.
Transient liquid phase soldering
Even if silver sintering is a promising technique, high material costs and long processes
are significant disadvantages. Transient liquid phase soldering is an approach with the
goal to do assembly with standard pick and place equipment in a quick reflow process
[12–16]. For this purpose standard Sn-based solder paste will be supplemented with
copper powder (Fig. 9).
During reflow liquid tin-based solder encloses and dissolves the copper. With in-
creasing amount of copper Cu6Sn5 and Cu3Sn forms and the solder solidifies chem-
ically. Using the right amount of copper and a well-defined temperature profile resultsFig. 8 Shear strength comparison of different pressure less sintering samples (all dice 1 mm2)
Fig. 9 Principle of transient liquid phase solder paste
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melting point not below 415 °C (Fig. 10).
Although this technique has clear benefits, it is not a universal solution. E.g. higher
differences of the coefficient of thermal expansion between chip and substrate cannot
be compensated due to the stiff character of the copper tin phases.
Methods
Basics
To receive the temperature at the pn-junction mostly two physically effects are used:
a) Forward VoltageAs a first approximation the forward voltage is depending on the electron band gap
and the Boltzmann distribution. The Boltzmann distribution is temperature
depending and therefore the forward voltage is decreasing with increasing
temperature. The slope is in a range of 2 mV/K.
b) Wavelength Shift
The targeted recombination of the electron from the conducting band (n-type
semiconductor) with the holes of the valence band (p-type) is a light emitting
process. The wavelength of the emitted light is again depending on the electron
band gap, as the forward voltage. If the temperature increases the bandgap
decreases and therefore the wavelength shifts to the red. Unfortunately the shift of
the wavelength is not direct proportional to the energy difference. Based on Eq. 1 a
wavelength shift of 0.8 nm/K will result in the red range, but for the bluish regionFig. 10 Cross section built with transient liquid phase soldering (left: light microscopy, right: SEM)
Fig
Jordan et al. Journal of Solid State Lighting  (2015) 2:4 Page 7 of 14of the visible spectra only a wavelength shift of 0.25 nm/K will occur, which is
hardly measureable.E eV½  ¼ h eVs½  c m=s½ 
λ m½  ; h ¼ 4; 1357E‐15 eVs; c ¼ 3; 0000E8 m=s ð1Þ
Due to the low wavelength shift at short wavelengths the measurement of theforward voltage becomes more important and therefore the measurement
technique was established and improved.Procedure
A real LED will not opened with a certain voltage, the forward voltage, and afterwards
let the current flow with any resistance, like an ideal diode [Fig. 11, left side]. In fact it
behaves like a diode with ohmic resistors in parallel (parasitic current) und series (inner
resistance) [Fig. 11, right side].
Therefore the temperature depending forward voltage cannot be measured under
running conditions, as the influence of the ohmic portion of the voltage drop becomes
grave with higher current. Also the calibration cannot be done at higher current, with-
out heating the die in a non-controlled way.
Figure 12 (left) shows an example for the working range for the junction temperature
measurement. If the current is chosen too high, the die will already be heated up dur-
ing calibration, is the current too low, the voltage drop becomes too noisy. This area
must be defined for each type of LED chip, as it is depending on wavelength and
structure.
Within the working range a constant measurement current is applied and the voltage
versus temperature characteristic measured for each die (Fig. 12 (right)).
The calibrated dice will afterwards be conditioned with defined ambient parameters
and driven with a specified current. Immediately before measurement the current is re-
duced to the measurement current and the voltage transient is recorded.
Figure 13 shows a typical transient after switching down the driving current to the
measurement current. The increasing voltage occurs due to the cooling of the sample.
Reference measurements with ohmic resistors have shown a horizontal transient with-
out temperature effects like the diode. To get the forward voltage in the moment of
switching of the driving current, a fitting routine was used. With the simplified as-
sumption, that to main heat equilibrations will happen between the epilayer and chip
body and in parallel, but slower, between the chip and the substrate, a two exponential
decay is used to fit. With the resulting forward voltage and the prior calibration the. 11 Schematic UI-curve of an ideal (left) and real (right) LED
Fig. 12 Suitable range for measurement (left) and exemplary calibration of LEDs (right)
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results of 3 glued LED samples measured for three different driving currents.
Results and discussion
In the results and discussion section first the comparative measurements of the p/n-junction
temperature of assemblies with different packaging technologies will be shown and finally
the application of the gained information to build a hermetic LED and sensor package.
Comparative measurements
For each set of comparative measurements the same type of LEDs were used with the
same type of submounts, mounted the same way to a water cooled copper cooler kept
at 25 °C with a chiller. Only the first level interconnect between the chip and the sub-
mount was changed between gluing, soldering and sintering. The transient of the for-
ward voltage was always analyzed for 100 mA, 350 mA and 700 mA driving current for
each type of interconnect and at least for three samples.
From the fit of the initial forward voltage the junction temperatures are calculated
using the calibration curve and summarized in the following graphs. For the shown en-
ergy in the following figures only the thermal portion was used, corrected by the energyFig. 13 Typical transient of the forward voltage if switched from driving current to measurement current
Fig. 14 Transients of glued blue LED
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investigated. A red AlInGaP volume emitter (Fig. 15), a blue InGaN surface emitter
(Fig. 16), and a white LED with chip level phosphor (Fig. 17). As the thermal resistance of
the remaining system is unknown, no Rth values but absolute temperatures are given.
Independent from the LED type a clear benefit of soldering (solid line) against gluing
(dot line) is visible for the heat dissipation. The advantage of sintering over soldering
seems to be small, but this is related to the heat resistance of LED chip substrate, which
is now the limiting factor. For further generations of substrate less LED dice, which
consists only of the functional thin epitaxial layer (about 5 μm) and a metallization, sin-
tering will become more important.Fig. 15 Comparison of glued, soldered and sintered red LEDs
Fig. 16 Comparison of glued, soldered and sintered blue LEDs
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The junction temperature is one indicator for the quality of an LED die or package.
After structural analysis, which are done in house by cross sections with optical micros-
copy, scanning fluorescence microscopy, SEM/EDX, or focused ion beam visualization,
nondestructive scanning acoustic microscopy, or computer topographic x-ray analysis
the thermal bottle neck can be localized, improved and afterwards verified by additional
junction temperature measurements.Fig. 17 Comparison of glued, soldered and sintered white LEDs
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indicator. Delamination or cracks cannot shown in the beginning with ohmic resistance
measurement, as the changes are not significant until the die is almost completely
lifted. The pn-junction temperature will change continuously with the delamination or
crack. Therefore an in-situ measurement equipment was developed to measure the
junction temperature during accelerated aging by heat, humidity, and temperature cy-
cles for LED packages as well as for complete modules. Simultaneous measurements of
the luminous flux, optical spectra and electrical characteristics will give a comprehen-
sive dataset to localize and correct potential failure on a sophisticated level.
For small samples a chamber with 20 sample positions will be used. For each position
forward voltage and current can be monitored and the junction temperature measure-
ment sequence can be applied. Quick temperature changes are realized by a metal mem-
brane below the chuck switching between a high power heater and the cold fluid from a
chiller. Each position is equipped with a photodiode or an optical fiber connected to an
optical switch which is connected to a spectrometer. Measurement are running com-
pletely automatically. For larger samples a climate chamber with temperature, humidity
and enforced convection control will be used with a lab built measurement equipment. In
the latter the measurements are semiautomatic, temperature ramps more moderate and
the number of samples is limited to about 4 samples.
Application of the gained information for hermetic LED and sensor packaging
As challenging project a hermetic LED package was chosen in the European project
EnLight. To achieve real hermetic packaging no polymers or porous materials can be
used for the interconnection. Also the used materials should withstand harsh environ-
mental conditions. With 1200 lm out of ~ 4,5 m2 the heating density is with ~ 2 W/
mm2 extremely high. As the package must withstand further assembly processes with-
out remelting only As80Sn20 solder, anodic bonding and transient liquid phase solder-
ing is chosen. To produce the packages in an economic highly parallel way, an 8″
wafer scale packaging process was chosen.
Processing
First of all a substrate wafer with through silicon vias (Fig. 18, left) and a glass cap
wafer with a reflecting spacer were produced (Fig. 18, right). Suitable dimension of the
vias were calculated in advance [17]. The substrate wafer contains a large electricalFig. 18 Left: substrate wafer, bottom view (insert: single substrate top view), right: glass cap wafer before
metallization (insert: Single cap with metallization)
Fig. 19 Left: exemplary substrate with four white LED and wire bonds, right: complete substrate with
hermetic glass cap
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top side structure can easily adapted to available flip chip LED to avoid the wire bond
and decrease the total size of the package.
In production the whole substrate wafer will be assembled with LEDs (e.g. die solder-
ing & wire bonding (Fig. 19, left) or flip chip soldering or thermocompression). After-
wards the glass cap wafer will be soldered in a transient liquid phase process to the
substrate wafer. Finally the assembled modules will be singulated by dicing (Fig. 19,
right). Instead of the four white LEDs also three different LED can be assembled and
enhanced by a monitor diode in the fourth position (Fig. 20, left). The general function
of both packages was tested on a demonstration board (Fig. 20, right).Analysis
Before the full wafer process starts, substrate level packages are built. These assembled
LED packages are analyzed with different methods. As ordered equipment for gross
and fine leak tests are not delivered yet, just a rough initial leak test is done. The pack-
ages are soaked with organic solvent and afterwards heated up to 250 °C. If the cap was
not well sealed it will be blown away. Some dice failed this test, as the delivered LED-
chip thickness increased during the project and therefor some wire bond loops touched
the glass disturbing the reflow process. Further tests are done with x-ray microscopy to
verify the void and gap less sealing ring (Fig. 21, left) and finally local cross section are
prepared to verify whether the non remelting Cu6Sn5 phase is built or not (Fig. 21,Fig. 20 Left: hermetic RGB module, position of monitor diode is free, as not delivered in time, right:
hermetic package on demonstrator board
Fig. 21 Left: x-ray microscopy of hermetic package, right: cross section through the sealing ring
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successful.
Further issues, like second level interconnect between package and board or phos-
phor coating without polymers, neither as matrix, nor as adhesive will be addressed in
the follow-up project HeraKLED in the coming years using transparent ceramics [18].
Conclusions
By understanding available packaging technologies and development of an optimized
process chain a very efficient LED module with high luminous flux, resistant against
harsh environment can be built with high accuracy on wafer level.
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